Research
New Approaches to Develop a Scalable 3D IC Assembly Method
Testing PCBs for Creep Corrosion
Embedded Fibers Enhance Nano-Scale Interconnections
Expanding IEEE Std 1149.1 Boundary-Scan Architecture
Final Finish Specifications Review
Liquid Dispensed Thermal Materials for High Volume Manufacturing
Vapor Phase Quality Improvement
The Quest for Reliability Standards
MORE RESEARCH
Latest Industry News
Future Manufacturing: Bracing for and Embracing the Postpandemic Era
China's digital yuan could pose challenges to the U.S. dollar
Intel's planned comeback: 10nm production now surpassing 14nm, 7nm remains a work in progress
Apple said to be testing a new external display with a dedicated A13 Bionic SoC
3 Tips for Making Supply Chain Management More Sustainable
Smartphones Could Be Next in Global Chip Shortage
Electrical Slip Ring, All You Need to Know
Why Manufacturers Will Embrace Surface-Mount Tech--Sooner or Later
MORE INDUSTRY NEWS

Design and Fabrication of Ultra-Thin Flexible Substrate



Design and Fabrication of Ultra-Thin Flexible Substrate
This study focuses on an approach based on the use of a polyimide substrate for 2.5D/3D ultra-thin packaging applications.
Materials Tech

DOWNLOAD

Authored By:


Yu-Jung Huang, Shen-Li Fu
Department of Electrical Engineering, I-Shou University
Kaohsiung, Taiwan, R.O.C.

Ming-Kun Chen, Yi-Lung Lin
Advanced Semiconductor Engineering Test RD
Kaohsiung, Taiwan 811, R.O.C

Summary


We present the development of a flexible polyimide substrate that act as the conduit for power and signal transmission with the additional features of precise control of the metal trace geometries. Using microfabrication techniques, a metal trace is fabricated that possesses a flexible polyimide-based interconnection. The performance of the design was measured with multimeter. The HFSS simulation result of copper-plated interconnection with a core thickness of 12 um has an impedance value of 50 ohm at 1 GHz.

Investigated of microfabrication were performed using an energy-dispersive spectrometry (EDS) and Zygo Optical Profilometer in order to verify the visual aspects of the Cu interconnection, such as identification the elemental composition of materials, roughness and thickness. The experiment is conducted to study the effect of the process parameters on the Cu film surface properties. The results obtained in this work can be applied to the fabrication of flexible microelectronic devices.


Conclusions


A fine pitch patterned processing sequence for the preparation of interposer used for 3D integration applications was developed and experimentally evaluated. The main features of this technology are the preparation of conductor lines on the FPI, which enable the chip connect to the interposer.


Initially Published in the SMTA Proceedings

Comments

No comments have been submitted to date.

Submit A Comment


Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Your Company
Your E-mail


Your Country
Your Comments



Board Talk
Moisture Barrier Bag Issues
Trouble With Skewed DPAK Components
Can Mixing Wave Solder Pallets Cause Contamination?
How to Reduce Voiding on QFN Components
Calculating Failure Rate During Rework
Do BGA Components Warp During Reflow?
Can Water Contamination Cause Failure?
Why Uneven Conformal Coating?
MORE BOARD TALK
Ask the Experts
ENIG Solderability Issues
Very Low Temp PCBs
0201 Pick & Place Nozzle Plugging
IPC-A-610 Class 3 - IPC-A-600 Class 2
BGA Solder Ball Collapse
Baking After Cleaning Hand Placed Parts
What is the IPC Definition of Uncommonly Harsh?
Solder Balling Splash After Reflow
MORE ASK THE EXPERTS